1	Claims
2	1. Device to measure individual cell voltages (Uz) of the
3	cells (Z1 to Zn) in a cell stack (ZS) of an energy
4	accumulator, especially of an energy accumulator in a motor
5	vehicle electrical system,
6	
7	characterized in that
8	
9	a series circuit of two diodes (Dla-Dlb to Dna-Dnb), which
10	conduct current in the direction from the minus pole to the
11	plus pole of the cell, is arranged in parallel to each cell
12	(Z1 to Zn),
13	
14	a changeover switch is provided which features a number of
15	terminals assigned to switch positions corresponding to the
16	number of cells (Z) of the cell stack (ZS), which are
17	connected via a capacitor (C1 to Cn) in each case to the
18	connection points of the diodes (Dla-Dlb to Dna-Dnb)
19	assigned to the cells,
20	
21	a reference circuit (REF) is provided which features two
22	series-connected diodes (D3, D4), with the anode of one
23	diode (D4) being connected to reference potential (GND) and

to the cathode of the other diode (D3).

a differential amplifier (Diff1) is provided, of which the 1 non-inverted input is connected to the output of the 2 changeover switch (UM) and of which the inverted input is 3 connected via a capacitor (C3) to the connection point of 4 the two diodes (D3, D4), 5 6 a controlled rectifier (GLR) is provided of which the input 7 is connected to the output of the differential amplifier 8 (Diff1) and at the output of which a direct current (V=) 9 related to reference potential (GND) proportional to the 10 cell voltage (Uz) of the cells selected in each case using 11 the changeover switch (UM) can be tapped off. 12 13 a first controlled alternating current source (I1) is 14 provided is arranged between the non-inverting input of the 15 differential amplifier (Diff1) and reference potential (GND) 16 17 a second controlled alternating current source (I2) is 18 provided which is arranged between the inverting input of 19 the differential amplifier (Diff2) and reference potential 20 (GND) 21 22 a clock control (ST) is provided which features an 23 oscillator (OSZ) which outputs an oscillator clock signal 24 (T1) and features a frequency divider (DIV) which outputs a 25

divider signal (T2), with the two alternating current 1 2 sources (I1, I2) and the rectifier (GLR) being controlled by 3 the oscillator clock (T1) and the changeover switch (UM) being controlled by the divider signal (T2). 4 5 2. Device in accordance with claim 1, characterized in that 6 the rectifier (GLR) is embodied as a synchronous demodulator 7 (Amp1, Diff2) controlled by the oscillator clock (T1). 8 9 3. Method for operating the device in accordance with claim 10 11 1, 12 characterized in that 13 14 to measure the cell voltage (Uz) of a specific cell (Z1 to 15 Zn) of the cell stack (ZS) a first, square-wave alternating 16 current of a specific frequency (T1) and amplitude is 17 injected into the capacitor (C1 to Cn) assigned to the cell, 18 which produces an alternating voltage (V1) which corresponds 19 to the cell voltage (Uz), multiplied by the on-state 20 21 voltages (Ud) of the two diodes (Dla-Dlb to Dna-Dnb) lying in parallel to the cell (Uz). 22

23

- 24 an alternating current which is equal in frequency and
- 25 amplitude to the first square-wave alternating current is

- 1 injected into the capacitor (C3) assigned to the reference
- 2 circuit (REF), which produces an alternating voltage (V2)
- 3 related to ground (reference potential GND) which
- 4 corresponds to the on-state current (2*Du) of the two diodes
- 5 (D3, D4) assigned to the reference circuit (REF),

6

- 7 the difference (V1-V2) between the two alternating voltages
- 8 (V1, V2) is formed, with an alternating voltage
- 9 corresponding to the cell voltage (Uz) arising, and

10

- 11 the alternating voltage corresponding to the cell voltage
- 12 (Uz) is rectified which produces a direct voltage (V=)
- 13 corresponding to the cell voltage (Uz) related to ground
- 14 (reference potential GND).

15

- 16 4. Method in accordance with one of the previous claims,
- 17 characterized in that this method is applied consecutively
- 18 to all cells (Z1 to Zn) of the cell stack (ZS).

19

- 20 5. Method in accordance with claim 3 or 4, characterized in
- 21 that the frequency (clock frequency T1) of the alternating
- 22 currents injected into the capacitors (C1 to Cn and C3) is
- 23 selected to be high enough so that the capacitors do not
- 24 significantly charge or discharge during the oscillation
- 25 period.

6. Method in accordance with claim 3 or 4, characterized in 1 that the amplitudes of the alternating currents injected into the capacitors (C1 to Cn and C3) lie within the µA 3 range. 4 5 7. Method in accordance with Claim 3 or 4, characterized in 6 that the direct current voltage (V=) corresponding to the 7 cell current (Uz) of each cell (Z1 to Zn) related to ground 8 (reference potential GND) is subjected to a limit value 9 comparison at the upper and a lower limit value, in which 10 case exceeding the upper limit value indicates an 11 overvoltage of the cell and falling below the lower limit 12 value indicates a short-circuit the cell. 13 14 8. Method in accordance with claim 3 or 4, characterized in 15 that the direct current voltage values (V=) corresponding to 16 the cell voltages (Uz) of each cell (Z1 to Zn) related to 17 ground (reference potential GND) are stored, in which case 18 during charge balancing, the slow balancing of individual 19 cell voltages (Uz) can be detected and the termination of 20 the charging or discharging process can be defined as well 21 as a long-term supervision of each individual cell (Z1 to 22 Zn) for a drop in the capacitance or an increase in the 23 self-discharge or the internal resistance. 24